Module Cyclesim.Port_list

type t = (string * Bits.t ref) list
val sexp_of_t : t -> Sexplib0.Sexp.t